



REAL TIME CLOCK MODULE
RTT21134

Rev A


WWW.RALTRON.COM

RTT21134 is a high-accuracy I²C bus interface real-time clock with low power consumption. It embeds a 32.768kHz TCXO. The high precise temperature sensor and temperature compensated circuit ensure the high clock accuracy. It supports calendar (year, month, day, hour, minute, second), clock and timer functions etc. The SMD3225 package with only 0.9mm thickness and AEC-Q100 compliant makes it suitable for automotive applications.

KEY FEATURES

- Low current consumption: 1.3A (Typ.)
- High stability: $\pm 5\text{ppm}$ @ $-40\sim+90^{\circ}\text{C}$
 $\pm 20\text{ppm}$ @ $+90\sim+105^{\circ}\text{C}$
- Build-in TCXO: 32.768kHz
- Communication interface: I²C bus
- Power supply voltage: 1.6V~5.5V
- Build-in temperature sensor
- Timekeeper voltage: 1.2V~5.5V
- Operation Temperature Range: $-40^{\circ}\text{C} \sim +85^{\circ}\text{C}$
- Leap years autocorrection
- Timer output function with adjustable period
- Package: 3.2mm × 2.5mm × 0.9mm
- Backup battery switchover function
- AEC-Q100 Compliant

BLOCK DIAGRAM



ELECTRICAL SPECIFICATIONS

1.1 Absolute Maximum Ratings

Table 1. Absolute Maximum Ratings

Parameter	Symbol	Condition	Value			Unit
			Min.	Typ.	Max.	
Power Supply Voltage	V _{DD}		-0.3		6.5	V
Backup Battery Voltage	V _{BAT}		-0.3		6.5	V
Input Voltage	V _{IN}	FOE, SCL, SDA	GND-0.3		6.5	V
Clock Output Voltage	V _{OUT1}	FOUT	GND-0.3		V _{DD} +0.3	V
Output Voltage	V _{OUT2}	SDA, /INT	GND-0.3		6.5	V
Storage Temperature	T _{STG}		-55		+125	°C

1.2 Recommended Operating Conditions

Table 2. Recommended Operating Conditions

Parameter	Symbol	Condition	Value			Unit
			Min.	Typ.	Max.	
Power Supply Voltage (normal mode)	V _{DD}		2.5	3.0	5.5	V
Power Supply Voltage In case of single supply (V _{DD} = V _{BAT})	V _{DD}		1.6	3.0	5.5	V
Backup Battery	V _{BAT}		1.6	3.0	5.5	V
Current consumption	I _{DD}	Using Battery supply		1.3		uA
Operation temperature	T _{OPR}		-40	25	+105	°C

Note:

1. During the power on and oscillation starting time, a voltage of more than 2.5V must be provided to ensure the oscillation circuit to a stable state.
2. After the power supply is removed or power off, ensure that V_{DD}=GND for more than 10 seconds before next power on cycle.
3. If there is no special indication, the test conditions are GND =0V, V_{DD}=1.6V~5.5V, T_a=-40°C~+105°C

1.3 Frequency Characteristics

Table 3. Frequency Characteristics

Parameter	Symbol	Condition	Value			Unit
			Min.	Typ.	Max.	
Frequency Accuracy	$\Delta f/f$	-40°C ~ +90°C	-5		+5	ppm
		+90°C~+105°C	-20		+20	ppm
Oscillation Start Time	tSTA	@25°C			1	s
Year Aging	fa	@25°C, First year	-5		+5	ppm
Temperature Sensor Accuracy	Temp	V _{DD} =3.0V	-5		+5	°C
FOUT duty cycle	t _w /t		40	50	60	%

Note: If there is no special indication, the test conditions are GND= 0V, V_{DD}= Vbat=2.5V ~ 5.5V, Ta=-40~+85°C

1.4 DC Characteristics

Table 4. DC Characteristics

Parameter	Symbol	Condition	Value			Unit
			Min.	Typ.	Max.	
Average Current consumption1	IDD1	V _{DD} =5.0V fSCL=0Hz, FOE=GND, /INT = VDD; VDD=VBAT; FOUT off (High-Z); Compensation interval 2s; VDD voltage detection time 2ms		1.4	50	uA
Average Current consumption 2	IDD2	V _{DD} =3.0V		1.3	45	uA
Average Current consumption 3	IDD3	V _{DD} =5.0V fSCL=0Hz, FOE=VDD, /INT = VDD; VDD=VBAT; FOUT:32.768kHz, CL=0pF; Compensation interval 2s; VDD voltage detection time 2ms		4.5	50	uA
Average Current Consumption 4	IDD4	V _{DD} =3.0V		2.5	45	uA
High-level input voltage	V _{IH}	SCL, SDA, FOE pin	0.8 x V _{DD}		5.5	V
Low-level input voltage	V _{IL}		GND-0.3		0.2 x V _{DD}	V
High-level output voltage	V _{OH1}	V _{DD} =5.0V, I _{OH} = -1mA	4.0		5.0	FOUT pin
	V _{OH2}	V _{DD} =3.0V, I _{OH} = -1mA	2.2		3.0	
	V _{OH3}	V _{DD} =3.0V, I _{OH} = -100μA	2.9		3.0	
Low-level output voltage	V _{OL1}	V _{DD} =5.0V, I _{OL} = 1mA	GND		GND+0.5	FOUT pin
	V _{OL2}	V _{DD} =3.0V, I _{OL} = 1mA	GND		GND+0.8	FOUT pin

Parameter	Symbol	Condition	Value			Unit
			Min.	Typ.	Max.	
Low-level output Voltage	V _{OL3}	V _{DD} =3.0V, I _{OL} = 100uA	GND		GND+0.1	FOUT pin
	V _{OL4}	V _{DD} =5.0V, I _{OL} = 1mA	GND		GND+0.25	/INT pin
	V _{OL5}	V _{DD} =3.0V, I _{OL} = 1mA	GND		GND+0.4	/INT pin
	V _{OL6}	V _{DD} ≥3.0V, I _{OL} = 3mA	GND		GND+0.4	SDA pin
Input leakage current	I _{LK}	FOE, SDA, SCL pin, V _{IN} = V _{DD} OR GND	-0.5		0.5	uA
Output leakage current	I _{OZ}	FOUT, SDA, /INT pin, V _{IN} = V _{DD} OR GND	-0.5		0.5	uA

Note: If there is no special indication, the test conditions are GND=0V, VDD=1.6V~5.5V, Ta=-40°C~+105°C.

1.5 AC Characteristics

Table 5. AC Characteristics

VDD = 2.5V ~ 4.5V; Ta = -40°C ~ +105°C

Parameter	Symbol	Condition	Value			Unit
			Min.	Typ.	Max.	
SCL clock frequency	fSCL				400	kHz
SCL low level time	tLOW		1.3			us
SCL high level time	tHIGH		0.6			us
Start condition setup time	tHD;STA		0.6			us
Start condition hold time	tSU;STA		0.6			us
Stop condition setup time	tSU;STO		0.6			us
Bus idle time between start condition and stop condition	tRCV		1.3			us
Data setup time	tSU;DAT		100			ns
Data hold time	tHD;DAT		0			ns
SCL, SDA rising time	tr				0.4	us
SCL, SDA falling time	tf				0.4	us

Note: Note: when the master accesses the equipment through I²C bus, all communication from sending start condition to sending stop shall be completed within 1 second. If it exceeds 1 second, the I²C bus interface will be reset through the internal bus timeout function.




Figure 1. I²C bus Timing Chart

REGISTERS

2.1 Register Lists

Address 0x00~0x0F: Basic Time and Calendar Registers

Address 0x10~0x1F: Extended Register Group 1

Address 0x20~30: Extended Register Group 2

Note: 0x10~16 and 0x00~06 with the same function, 0x1B~1F and 0x0B~0F with the same function

Table 6. Basic Time and Calendar Registers

Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	R/W
0x00	SEC	○	BCD code, Second tens place, 0-5			BCD code, Second ones place, 0-9				R/W
0x01	MIN	○	BCD code, Minute tens place, 0-5			BCD code, Minute ones place, 0-9				R/W
0x02	HOUR	○	○	BCD code, Hour tens place, 0-2		BCD code, Hour ones place, 0-9				R/W
0x03	WEEK	○	6	5	4	3	2	1	0	R/W
0x04	DAY	○	○	BCD code, Day tens place, 0-3		BCD code, Day ones place, 0-9				R/W
0x05	MONTH	○	○	○	BCD code, Month tens place, 0-1	BCD code, month ones place, 0-9				R/W
0x06	YEAR	BCD code, Year tens place, 0-9				BCD code, Year ones place, 0-9				R/W
0x07	RAM	●	●	●	●	●	●	●	●	R/W
0x08	MIN Alarm	AE	BCD code, Minute tens place, 0-5			BCD code, Minutes ones place, 0-9				R/W
0x09	Hour Alarm	AE	●	BCD code, Hour tens place, 0-2		BCD code, Hour ones place, 0-9				R/W
0x0A	WEEK Alarm	AE	6	5	4	3	2	1	0	R/W
	DAY Alarm		●	BCD code, Day tens place, 0-3		BCD code, Day ones place, 0-9				R/W
0x0B	Timer Counter 0	128	64	32	16	8	4	2	1	R/W
0x0C	Timer Counter 1	32768	16384	8192	4096	2048	1024	512	256	R/W
0x0D	Extension Register	TEST	WADA	USEL	TE	FSEL[1]	FSEL[0]	TSEL[1]	TSEL[0]	R/W
0x0E	Flag Register	○	○	UF	TF	AF	○	VLF	VDET	R/W
0x0F	Control Register	CSEL[1]	CSEL[0]	UIE	TIE	AIE	○	○	RESET	R/W

Table 7. Extended Register Group 1

Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	R/W
10~0 x16	RSV	Reserved								R
0x17	TEMP1	128	64	32	16	8	4	2	1	R
0x18	Backup Function	○	○	○	○	VDET OFF	SWOFF	BKSMP [1]	BKSMP [0]	R/W
0x19	RSV	○	○	○	○	○	○	○	○	R
0x1A	RSV	○	○	○	○	○	○	○	○	R
0x1B	Timer Control	TSTP	TRES	○	○	○	○	○	○	R/W
0x1C	Timer Counter Monitor 0	128	64	32	16	8	4	2	1	R
0x1D	Timer Counter Monitor 1	32768	16384	8192	4096	2048	1024	512	256	R
0x1E	Timer Counter Monitor 2	8388608	4194304	2097152	1048576	524288	262144	131072	65536	R
0x1F	Timer Counter	8388608	4194304	2097152	1048576	524288	262144	131072	65536	R/W

Table 8. Extended Register Group 2

Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	R/W	
0x20	Device	Vendor ID [3:0]				VER[3:0]				R	
0x21	Control Register 1	Reserved: Ensure to be 0x0					SWSEL1	SWSELO	VBAT_FULL_SEL		R/W
0x22	Control Register 2	Cngen	Inien	Reserved						R/W	
0x23-26	RSV	Reserved								R	
0x27	SubSEC	Reserved				SubSEC[3:0]				R	
0x28	RSV	Reserved: Ensure to be 0x00								R/W	
0x29-2F	RSV	Reserved								R	

Note:

1, After power-up reset or in case VLF bit returns “1”, make sure to initialize all registers to default state before using the RTC. Ensure all inputs are in the required range and the defined values are set for the reserved bits in case the clock cannot work normally.

ü During the initial power-up, below bits will be in the state as below:

Initial 0: TEST, WADA, USEL, TE, FSEL[1:0], TSEL[0], UF, TF, AF, CSEL[1], UIE, TIE, RESET, VDETOFF, SWOFF, BKSMP[1:0], VBATSW.

Initial 1: VLF, VDET, CSEL[0].

ü All other register values are undefined, so make sure to reset the module before using it.

ü The bits marked with “o” can be read out “0” only after initializing.

ü The bits marked with “●” are RAM bits which can be used to write or read any data.

ü Only 0 can be written to UF, TF, AF, VLF, VDET bits.

ü Make sure “0” to be written for TEST bits which are used for testing only.

ü Reserved bits must be set to the defined values accordingly.

2.2 Details of Registers

2.2.1 Clock Counter Registers

Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Default
0x00	SEC	o	BCD code, Second tens place, 0-5			BCD code, Second ones place, 0-9				0x00
0x01	MIN	o	BCD code, Minute tens place, 0-5			BCD code, Minute ones place, 0-9				0x00
0x02	HOUR	o	o	BCD code, Hour tens place, 0-2		BCD code, Hour ones place, 0-9				0x00

SEC: BCD format, Value: 0~59

MIN: BCD format, Value: 0~59

HOUR: BCD format, Value: 0~23

Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Default
0x13	WEEK	o	6	5	4	3	2	1	0	0x40

WEEK: Value 01h, 02h, 04h, 08h, 10h, 20h, 40h. Only one bit can be set to 1 each time, all others must be set to 0.

Table 9. WEEK Register

WEEK	Data	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
Sunday	01h	0	0	0	0	0	0	0	1
Monday	02h	0	0	0	0	0	0	1	0
Tuesday	04h	0	0	0	0	0	1	0	0
Wednesday	08h	0	0	0	0	1	0	0	0
Thursday	10h	0	0	0	1	0	0	0	0
Friday	20h	0	0	1	0	0	0	0	0
Saturday	40h	0	1	0	0	0	0	0	0

Table 8. Daily Register

Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Default
0x14	DAY	○	○	BCD code, Day tens place, 0-3		BCD code, Day ones place, 0-9				0x01

DAY: BCD format, the value range will be adjusted automatically according to the month setting and if a leap year or not .

Table 9. DAY Register Value

Month	Day Value Range
1, 3, 5, 7, 8, 10, 12	1~31
4, 6, 9, 11	1~30
February in normal year	1~28
February in leap year	1~29

Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Default
0x05	MONTH	○	○	○	BCD code, Month tens place, 0-1	BCD code, Month ones place, 0-9				0x01
0x06	YEAR	BCD code, Year tens place, 0-9				BCD code, Year ones place, 0-9				0x00

MONTH: BCD format, Value 1~12

YEAR: BCD format, Value 0~99(2000~2099)

Example: 2020/01/01 Wednesday 21:18:36

Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
0x00	SEC	○	0	1	1	0	1	1	0
0x01	MIN	○	0	0	1	1	0	0	0
0x02	HOUR	○	○	1	0	0	0	0	1
0x03	WEEK	○	0	0	0	1	0	0	0
0x04	DAY	○	○	0	0	0	0	0	1
0x05	MONTH	○	○	○	0	0	0	0	1
0x06	YEAR	0	0	1	0	0	0	0	0

2.2.2 Alarm Registers

Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Default
0x08	MIN Alarm	AE	BCD code, Minute tens place, 0-5			BCD code, Minute ones place, 0-9				0x00
0x09	HOUR Alarm	AE	●	BCD code, Hour tens place, 0-2		BCD code, Minute ones place, 0-9				0x00
0x0A	WEEK Alarm	AE	6	5	4	3	2	1	0	0x00
	DAY Alarm		●	BCD code, Day tens place, 0-3			BCD code, Day ones place, 0-9			
0x0E	Flag Register	○	○	UF	TF	AF	○	VLF	VDET	
0x0F	Control Register	CSEL[1]	CSEL[0]	UIE	TIE	AIE	○	○	RESET	

According to AIE, AF, WADA bits setting, the alarm interrupt will be generated once the current time match the settings in the above registers, the /INT pin goes to low level and AF bit is set to '1' to record an alarm interrupt event has occurred.

WEEKAlarm/DAYAlarm: Controlled by WADA bit in 0x0D register.

AE: Alarm Enable bit, 0-enable; 1-disable.

AF: Defined in 0x0E register bit3.

AIE: Defined in 0x0F register bit3.

2.2.3 Timer Control Registers

Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Default
0x0B	Timer Counter 0	128	64	32	16	8	4	2	1	0x00
0x0C	Timer Counter 1	32768	16384	8192	4096	2048	1024	512	256	0x00
0x1F	Timer Counter 2	8388608	4194304	2097152	1048576	524288	262144	131072	65536	0x00
0x0D	Extension Register	TEST	WADA	USEL	TE	FSEL[1:0]		TSEL[1:0]		0x02
0x0E	Flag Register	○	○	Reserved	TF	Reserved	○	Reset		0x03
0x0F	Control Register	CSEL[1]	CSEL[0]	UIE	TIE	AIE	○	○	RESET	0x00

Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Default
0x1B	Timer Control	TSTP	TRES	○	○	○	○	○	○	0x00
0x1C	Timer Counter Monitor 0	128	64	32	16	8	4	2	1	0xFF
0x1D	Timer Counter Monitor 1	32768	16384	8192	4096	2048	1024	512	256	0xff
0x1E	Timer Counter Monitor 2	8388608	4194304	2097152	1048576	524288	262144	131072	65536	0xFF

According to TE, TF, TIE, TSEL[1:0] bits setting, a timer interrupt will be generated once the value counts down to 0 from the one set in the above registers.

TE: Defined in 0x0D register bit4 TF: Defined in 0x0E register bit4. TIE: Defined in 0x0F register bit4.

TSEL[1:0]: Defined in 0x0D register bit1 and bit0

TSTP: This bit is used to stop wake-up timer count down. TRES: Reset the timer counter values.

Timer Counter Monitor: Real-time timer counter value. Timer Counter: Preset values of timer counter.

2.2.4 Extension Registers

Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Default
0x1C	Extension Register	TEST	WADA	USEL	TE	FSEL[1]	FSEL[0]	TSEL [1]	TSEL [0]	0x02

TEST: Test bit, must be set to "0"

WADA: WeekAlarm/DayAlarm control bit, decide 0x0A register as DAYAlarm or WEEKAlarm. 0-WEEK alarm, 1-DAY alarm

USEL: Update Interrupt Select bit, 0-output interrupt once a second, 1-output interrupt once a minute

TE: Timer Enable bit, 0-disenable, 1-enable

FSEL[1], FSEL[0]: FOUT frequency setting:

FSEL[1]	FSEL[0]	FOUT Frequency
0	0	32.768kHz (Default)
0	1	1024Hz
1	0	1Hz
1	1	off

TSEL[1], TSEL[0]: Timer countdown period(source clock) setting:

TSEL[1]	TSEL[0]	Source clock
0	0	4096Hz (244.14us)
0	1	64Hz (15.625ms)
1	0	1Hz (1 second)
1	1	1/60Hz (1 minute)

2.2.5 Flag Registers

Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Default
0x0D	Flag Register	○	○	UF	TF	AF	○	VLF	VBFF	0x03

UF: Update flag bit. When time update interrupt event occurs, it will be set to “1” and keeps “1” until a “0” is written to it.

TF: Timer Flag bit. When a fixed-cycle timer interrupt event occurs, it will be set to “1” and keeps “1” until a “0” is written to it.

AF: Alarm Flag bit. When an alarm interrupt event occurs, it will be set to “1” and keeps “1” until a “0” is written to it.

VLF: Voltage Low Flag bit. When supply voltage is lower than 1.6V, it will be set to “1” and keeps “1” until a “0” is written to it.

VDET: Voltage Detection Flag bit. When supply voltage is lower than 1.95V, it will be set to “1” and keeps “1” until a “0” is written to it.

2.2.6 Control Registers

Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Default
0x0F	Control Register	CSEL[1]	CSEL[0]	UIE	TIE	AIE	○	○	RESET	0x40

CSEL[1], CSEL[0]: Compensation interval Select 1, 0 bits, used to set temperature compensation interval.

CSEL[1]	CSEL[0]	Compensation Interval
0	0	0.5s
0	1	2s(default)
1	0	10s
1	1	30s

UIE: Update Interrupt Enable bit. When UF changes from “0” to “1”, this bit controls if an interrupt signal is generated. 0-disable (/INT keeps Hi-Z), 1-enable (/INT status changes from Hi-Z to Low).

TIE: Timer Interrupt Enable bit: When TF changes from “0” to “1”, this bit controls if an interrupt signal is generated. 0-disable (/INT keeps Hi-Z), 1-enable (/INT status changes from Hi-Z to Low).

AIE: Alarm Interrupt Enable bit: When AF changes from “0” to “1”, this bit controls if an interrupt signal is generated. 0-disable (/INT keeps Hi-Z), 1-enable (/INT status changes from Hi-Z to Low).

RESET: Reset IC, prepared for the synchronized starting of time or timer.

2.2.7 Temperature Register

Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Default
0x17	TEMP	128	64	32	16	8	4	2	1	0x0

Read digital temperature data, Temp [°C] = TEMP *4 *0.1839-55.155.

2.2.8 Battery Backup Switchover Register

Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Default	
0x18	Backup Function	○	○	○	○	VDET OFF	SWOFF	BKSMP [1]	BKSMP[0]	0x00	
0x21	Control Register 1	Reserved: Ensure to be 0x0					SWSEL1	SWSELO	VBAT_FULL_SEL		0x00
0x22	Control Register 2	CHGEN	INIEN	Reserved: Ensure to be 0							0x00

This register controls the power switchover function. Once abnormal VDD is detected, it will be switched to use battery as the power supply.

VDETOFF (Voltage Detector OFF): Main power supply VDD voltage detection control bit. 0-enable detection function (Default), VDD voltage will be detected once a second; 1-disable detection function.

SWOFF (Switch OFF): SW1 control bit. 0- SW1 controlled by swsel[1:0], 1- SW1 turn on. BKSMP[1:0] (Backup mode Sampling time): Control the voltage detection sampling time. Default: 00.

VBAT_FULL_SEL: Select the threshold volt of full battery supply. Default 0, 1-no threshold volt. 0- threshold volt set to 3V.

SWSEL[1:0]: Power switch control bits during battery backup switchover function disable.

CHGEN: Setting of backup battery charge control(ON/OFF). To set CHGEN active user should set INIEN to "1".

INIEN: Setting of a power switchover function(ON/OFF)


Table10. Power Switch Control Setting

Inien	Swsel[1:0]	SW3	SW2	SW1
0	00	1	1	0
	01(default)	1	0	0
	10	0	0	1
	11	-(-1)	-(-1)	-(-0)
1	-	Power Switch Auto Control		

Table11. V_{DD} Voltage Sampling Time

VDD Detect Function	VDETOFF	Swoff	BKSMP [1]	BKSMP [0]	V _{DD} Voltage Sampling Time	Switch K1 ON/OFF	Notes
ON	0	X	0	0	2ms	2ms OFF	Default
			0	1	16ms	16ms OFF	
			1	0	128ms	128ms OFF	
			1	1	256ms	256ms OFF	
OFF	1	0	x	x	OFF	ON	SW1 Close
		1	x	x	OFF	OFF	SW1 Open

The power circuit diagram is shown below:




When chip power on, SW1 and SW2 are open, SW3 is close. Chip power supply is from VBAT or VDD through a diode.

a. Non-re-chargeable control (INIEN=1, CHGEN=0):

When VDD is greater than VDET1, chip work on normal mode. Vdet1 detection always work, and SW1 will open once/1s.


When VDD is smaller than VDET1, chip work on backup mode. Vdet1 detection work once per 31.25ms



b. Re-chargeable control (INIEN=1, CHGEN=1):

Charge mode is valid when VDD is greater than VBAT, and VDD is greater than VDET1. In this mode, SW1/SW2/SW3 are close. The VDD charges VBAT. Vdet1 detection always work. SW1 open once/s. When $VDD < VBAT$, chip will enter normal mode. Vdet1 detection always work. SW1 open once/s.

When $VDD < VDET1$, chip will enter backup mode. Vdet1 detection work once per 31.25ms.



2.2.9 Device ID Register

Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Default
0x20	Device ID	Vendor ID[3:0]				Ver[3:0]				0xD5


VendorID[3:0]: The fixed value is defined as VendorID[3:0]=1101b=Dh to represent DAPU. Ver[3:0]: version of the IC

2.2.10 Sub-second Timer Register

Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Default
0x27	SubSEC	Reserved				SubSEC[3:0]				0x00

SubSEC[3:0]: sub second bit, and unit is 1/16s.

I²C Bus Interface



I²C bus supports bi-directional communications through a serial clock line SCL and a serial data line SDA. I²C bus device can be defined as “Master” and “Slave”. **RTT21134** can only be used as Slave.

3.1 Cautions

I²C bus includes START, RESTART, STOP conditions, the duration between START and STOP must be less than 1 second just in case the bus to be set to standby mode automatically. A new START condition must be transferred before restarting of any communications.

RTT21134 I²C bus interface supports single byte read/write operations as well as multiple bytes incremental access. After 0xFF address, the next one will be 0x00.

3.2 Slave Address

Table 12. I²C Bus Slave Address

Transfer data	Slave address							R/W
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
65h (Read)	0	1	1	0	0	1	0	1 (Read)
64h (Write)								0 (Write)

RTT21134 I²C bus Slave Address is [0110 010*].


3.3 I²C bus Protocol

It is assumed CPU is master and **RTT21134** is slave in this section.

3.3.1 Write Process

I²C bus includes an address auto-increment function, once the initial address has been specified, the **RTT21134** increments (+1) the address automatically after each data is sent, then to write next data.


- (1) CPU sends start condition[S]
- (2) CPU sends **RTT21134**'s slave address with R/W bit to set to write mode
- (3) CPU verifies ACK signal from **RTT21134**
- (4) CPU sends write address to **RTT21134**
- (5) CPU verifies ACK signal from **RTT21134**
- (6) CPU sends write data to the address specified at step (4)
- (7) CPU verifies ACK signal from **RTT21134**
- (8) Repeat (6) (7) if multiple bytes need to be written, address will be incremented automatically
- (9) CPU ends stop condition[P]



3.3.2 Read Process

Writing the address to be read with write mode firstly, then reading the data with read mode.

- (1) CPU sends start condition[S]
- (2) CPU sends **RTT21134**'s slave address with R/W bit to set to write mode
- (3) CPU verifies ACK signal from **RTT21134**
- (4) CPU sends address for reading from **RTT21134**
- (5) CPU verifies ACK signal from **RTT21134**
- (6) CPU sends RESTART condition [Sr]
- (7) CPU sends **RTT21134**'s slave address with R/W bit to set to read mode
- (8) CPU verifies ACK signal from **RTT21134**
- (9) CPU reads data from the specified address in step (4)
- (10) CPU sends ACK signal for "0"
- (11) Repeat (9) (10) if multiple bytes need to be read, address will be incremented automatically
- (12) CPU sends ACK signal for "1"
- (13) CPU sends stop condition[P]



MECHANICAL CHARACTERISTICS





Table13. Pin Function

Pin Number	Pin Name	I/O	Description
1	FOE	In	FOUT output control pin. "1" - enable FOUT, "0"- FOUT Hi-Z
2	V _{DD}	-	Power supply
3	V _{BAT}	-	Backup battery pin. Connect to large-capacity capacitors or a backup battery. Connect to VDD when switchover function is not necessary.
4	FOUT	Out	Frequency output. Controlled by FOE. Frequency can be set by FSEL bits.
5	SCL	In	I ² C clock signal
6	T1	-	Manufacturer test only. Ensure to be floating
7	SDA	In/Out	I ² C data signal
8	V _{OUT}	-	Internal voltage output pin. A1.0uF capacitor to Ground is needed for backup switchover application. *
9	GND	-	Ground
10	/INT	Out	Interrupt Output, Open-Drain

Note: For backup switchover application, must connect a 1.0uF capacitor between VOUT pin and GND pin.

DIMENSIONS



Dimension	Min.	Typ.	Max.
A	3.1	3.2	3.3
B	2.4	2.5	2.6
C	0.8	0.9	1.0
D	--	0.45	--
E	--	1.4	--
F1	--	0.4	--
F2	--	0.3	--
G	--	0.6	--
H	--	1.3	--

Figure 2. Dimension

Dimension	Max.
A	0.9
B	1.1
C	0.4
D	0.3
E	0.7


(Unit: mm)

Figure 3. Recommended Soldering Pattern

Note:

1. The metal surface on the side shown in the figure is used for crystal test. Please avoid short circuit caused by contact between the metal surface and other electrical networks or other device surfaces during design and assembly.
2. The unnoted tolerance is $\pm 0.1\text{mm}$.


PACKAGE



Pins	Reel Diameter (mm)	Reel Width W1(mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)
10	180	11.6±2.0	3.00	3.70	1.50	4.00	8.00

Figure 4. Package

REFLOW SOLDERING CURVE



Note: It is suggested to solder IC under the condition shown in the curve above. Must pay attention to the temperature and time when manual soldering, if the temperature over +260°C, or you will make the xo performance bad, even damage it.

● **APPROVAL**

DRAWN BY:	AR, February 28, 2022
APPROVED BY:	CP, February 28, 2022
REVISION:	A, Initial Release

Raltron Electronics / RAMI Technology USA, LLC, including its affiliates, employees, agents and other persons acting on its behalf (collectively Raltron/RAMI Tech), disclaim any and all liability for any errors or inaccuracies contained in this data sheet. While Raltron/RAMI Tech has made every reasonable effort to ensure the accuracy of all product information, specifications and data contained herein, Raltron/RAMI Tech does not guarantee that the information is accurate, reliable or current. The product information is provided only for reference purposes only and is subject to change, correction or revision, at any time without notice. Raltron/RAMI Tech does not assume any liability arising out of an application or use of any product described herein and disclaims any warranties expressed or implied. The user of products in such applications shall assume all risks of such use and will agree to hold Raltron/RAMI Tech, harmless against all damages.

Copyright © 2016, Raltron Electronics / RAMI Technology USA, LLC. All rights reserved. No part of this document may be reproduced in any form without the prior written permission of Raltron Electronics / RAMI Technology USA, LLC.