SEARCH   Site Map | Search Tips

About us | News | Careers | Contact Us

 

About us

Change History

Contact Us

Engineering / Design Tools
> Crystal Load Sensitivity and Frequency Pulling Form
> Band Pass Filters
> Convert SSB phase noise to jitter
> Network Impedance Matching
> Parallel Capacitance Matching
> Parallel Resistance
> Series Capacitance
> Series Capacitance Matching
> T Attenuator
> Voltage Divider
> Voltage to dBm

Find a Representative

RoHS Road Map

Design News Newsletter

Our Distributors

Quality System

Services


Customer Care > Engineering / Design Tools > Network Impedance Matching
 

 
  Network Impedance Matching  
 

The Impedance Matching Network is a loss less network often used to match between two resistive impedances Z1 and Z2. Given the values of Z1 and Z2 (Z1 > Z2), the Frequency and the desired circuit Q (Q = Frequency / Bandwidth), the values of C1, C2 and L1 can be calculated.

To compute C1, C2 and L1  enter Z1, Z2, Frequency and  Loaded Q and then click Compute button.

Disclaimer: This calculator is intended to educate and illustrate only. Final designs should be proofed by appropriate simulation.

 

Z1

 

 Z2

 

Frequency

MHz

 

 Loaded Q

> 0

 

 (Z2 / Z1) * ((Q ^ 2) + 1)

> 1

 

C1 

pF

 

C2 

pF

 

L1 

µH

 

  

 


 
 


Home | Products | Applications | Customer Care

Copyright © 1983-2008 by Raltron Electronics Corporation
Questions, comments to contact us
clock oscillators, crystals, tcxo, vcxo, ocxo, vco